Redução de profundidade de lógica de hardware para codificação de LDPC

Low-density Parity-check codes constructed for co- ding with linear computational complexity normally generate encoder hardware with high logical depth. This work indicates strategies to manipulate a triangular equation system in order to reduce the non-parallelizable stages, and consequently lower enconding latency, allowing faster bit rates.